

Design & Implementation of Vedic Multiplier on FPGA

Priyanka¹, Sachin Kumar²

¹M. Tech Student, Department of Electronics and Communication Engineering, MERI College of Engineering and Technology, Sampla, Rohtak, INDIA

²Assistant Professor, Department of Electronics and Communication Engineering, MERI College of Engineering and Technology, Sampla, Rohtak, INDIA

ABSTRACT

This paper projected the design of high speed Vedic Multiplier by the techniques of Ancient Indian Vedic Mathematics that have been customized to get better performance. Vedic Mathematics be the ancient scheme of mathematics which has a sole technique of calculations based on 16 Sutras. The work has proved the effectiveness of UrdhvaTriyagbhyam– Vedic method for multiplication which strikes a distinction during the real process of multiplication itself. Urdhvatiyakhbyam Sutra is most resourceful Sutra, giving minimum delay for multiplication of all types of numbers. Further, the Verilog HDL coding of Urdhvatiyakhbyam Sutra for 16x16 bits multiplication and their FPGA implementation by Xilinx10.1 and MODELSIM 6.4a software's on Spartan 3E kit have been done. The synthesis results show that the path delay for calculating the product of 16x16 bits is 24.906 ns. When Vedic Multiplier is compared with classical Vedic multipliers it is advantageous in each aspect. The study reveals that Vedic multiplier has least path delay when compared with its other peer existing multipliers structures.

Keywords----- Vedic Mathematics, Vedic Multiplier, Urdhva Tiryakhbyam Sutra

I. INTRODUCTION

Multiplication is an essential basic function in arithmetic operations. The multiplication dominates the execution time of most DSP algorithms, so there should be a need of high speed multipliers. Multiplication time is still the leading factor for determining the instruction cycle time of a DSP chip. The demand for high speed processing is increasing as a result of expanding computer and signal processing applications. Higher throughput arithmetic time signal and operations are significant to attain the desired performance in many real- image processing applications. One of the key arithmetic operations in such applications is multiplication and the advance of fast multiplier circuit

has been a subject of interest over years. Since multiplication dominates the execution time of most DSP algorithms, so there is a need of high speed multipliers. Higher throughput arithmetic operations are important to achieve the desired performance in many real-time signal. For many Digital Signal Processing (DSP) applications such as convolution, filtering and in ALU of microprocessors and image processing applications reducing the time delay is important requirement.[1] Vedic mathematics is the name which is given to the ancient Indian system of mathematics that was rediscovered in near the beginning of twentieth century.

Vedic mathematics is mostly based on sixteen principles or word-formulae which are termed as Sutras. A simple digital multiplier (referred henceforth as Vedic multiplier) architecture based on the UrdhvaTriyakhbyam (Vertically and Cross wise) Sutra is presented. This Sutra was usually used in ancient India for the multiplication of two decimal numbers in comparatively less time. In this paper, after a gentle introduction of this Sutra, it is apply to the binary number system to make it valuable in the digital hardware.[2] This paper shows a new insight into the multiplication process. The projected approach in this method is based on the Vedic method of multiplication. The Vedic method of multiplication is based on the sutra "vertically and crosswise". Let us wish to multiply 32 by 44. We multiply vertically $2 \times 4 = 8$. Then we multiply crosswise and add the two results: $3 \times 4 + 4 \times 2 = 20$, so put down 0 and carry 2. Finally we multiply vertically $3 \times 4 = 12$ and add the carried 2 = 14. Result = 1,408.

$$32 \times 44 = 1,408$$

A

3	2	×	4	4	=	1,408
4	4	=	8			
<hr style="width: 100%;"/>						
8						

Starting from the right
multiply vertically
 $2 \times 4 = 8$

B

3	2	×	4	4	=	1,408
4	4	=	8			
<hr style="width: 100%;"/>						
20						
<hr style="width: 100%;"/>						
140						

Multiply crosswise
 $3 \times 4 = 12$ and $2 \times 4 = 8$
Add them together
 $3 \times 4 + 2 \times 4 = 20$
Put down 0 and carry 2

C

3	2	×	4	4	=	1,408
4	4	=	8			
<hr style="width: 100%;"/>						
140						
<hr style="width: 100%;"/>						
1408						

Finally multiply vertically
 $3 \times 4 = 12$ and add the
carried over 2 = 14

Fig 1: Example of Multiplication By Vedic Method [2].

II. VEDIC MATHEMATICS (VM)

Vedic mathematics is a part of four Vedas. It is a part of Sthapatya- Veda (book on civil engineering), which is an upa-veda (supplement) of Atharva Veda. It gives description of several mathematical terms including arithmetic, geometry (plane, co-ordinate), trigonometry, quadratic equations and factorization. His Holiness JagadguruShankaracharyaBharati Krishna Teerthaji Maharaja (1884-1960) comprised all this work together and gave its mathematical description while discussing it for different applications. Swamhiji constructed 16 sutras (formulae) and 16 Upa sutras (sub formulae) after wide research in Atharva Veda.

The very word „Ved“ has the derivational meaning i.e. the source and unlimited storehouse of all knowledge. Vedic mathematics is the name given to the ancient system of mathematics or, to be present a unique technique of calculations based on simple rules and principles with which many mathematical problems can be solved by it arithmetic, algebra, geometry or trigonometry. The system is based on 16 Vedic sutras, which are really word formulae describing usual ways of solving a whole collection of mathematical problems. The magnificence of Vedic mathematics lies in the fact that it reduces the otherwise cumbersome-looking calculations in conventional mathematics to a very simple one. This is so because the Vedic formulae are claimed to be based on the natural principles on which the human mind works. This is a very exciting field and presents some effectual algorithms which can be applied to various branches of engineering such as computing and digital signal processing.

A. These Sutras along with their brief meanings are enlisted below alphabetically:

1. (Anurupyeh) Shunyamanyat – If one is in ratio, the other is zero.
2. Chalana-Kalanabyham – Differences and Similarities.
3. EkadhikinaPurvena – By one more than the previous One.
4. EkanyunenaPurvena – By one less than the previous one.
5. Gunakasamuchyah – The factors of the sum is equal to the sum of the factors.

6. Gunitasamuchyah – The product of the sum is equal to the sum of the product.
7. NikhilamNavatashcaramamDashatah – All from 9 and last from 10.
8. ParaavartyaYojayet – Transpose and adjust.
9. Puranapuranaabyham – By the completion or noncompletion.
10. Sankalana- vyavakalanabyham – By addition and by subtraction.
11. ShesanyankenaCharamena – The remainders by the last digit.
12. ShunyamSaamyasamuccaye – When the sum is the same that sum is zero.
13. Sopaantyadvayamantyam – The ultimate and twice the penultimate.
14. Urdhva-tiryagbhyam – Vertically and crosswise.
15. Vyashtisamanstih – Part and Whole.
16. Yaavadunam – Whatever the extent of its deficiency.

These methods and facts can be directly applied to trigonometry, plain and spherical geometry, conics, calculus (both differential and integral), and applied mathematics of various kinds. As mentioned earlier, all these Sutras were reconstructed from ancient Vedic texts early in the last century.

III. URDHVATIRYAGBHYAM SUTRA

The „UrdhvaTiryagbhyam Sutra [1] is a common multiplication formula applicable to all cases of multiplication. „Urdhva“ and „Tiryagbhyam“ words are derived from Sanskrit literature. „Urdhva“ means “Vertically” and „Tiryagbhyam“ means “crosswise”. To illustrate this multiplication idea, suppose the multiplication of two decimal numbers (5498×2314). The conventional methods already known to us will require 16 multiplications and 15 additions [6]. An alternative method of multiplication using Urdhva-Tiryagbhyam Sutra is shown in Fig. 2. The numbers which are multiplied are written on two consecutive sides of the square as shown in the figure. The square is separated into rows and columns where each row/column corresponds to one of the digits of either a multiplier or a multiplicand. Thus, each digit of the multiplier has a small box common to a digit of the multiplicand. These small boxes are divided into two halves by the crosswise lines. Each digit of the multiplier is then separately multiplied with every digit of the multiplicand and the two-digit product is written in the common box. All the digits lying on a crosswise dotted line are added to the previous carry. The least significant digit of the obtained number acts as the result digit and the rest as the carry for the next step. Carry for the first step (i.e., the dotted line on the extreme right side) is taken to be zero.




Fig. 2 Multiplication of two large integers

Let us consider the multiplication of two 2-bit binary numbers a_1a_0 and b_1b_0 . Firstly, the least significant bits are multiplied which gives the least significant bit of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with, the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to give the sum and carry. The sum is the third consequent bit and carry becomes the fourth bit of the final product. The 2×2 Vedic multiplier module is then used to implement higher level multipliers (4×4 multiplier, 8×8 multiplier, 16×16 multiplier).

IV. 16X16 VEDIC MULTIPLIER MODULE

The 16×16 bit Vedic multiplier module as shown in the block diagram in Figure 3 can be easily implemented by using four 8×8 bit Vedic multiplier modules as discussed in the previous section. Let's analyze 16×16 multiplications, say $A = a_{15} a_{14} a_{13} a_{12} a_{11} a_{10} a_9 a_8 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0$ and $B = b_{15} b_{14} b_{13} b_{12} b_{11} b_{10} b_9 b_8 b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0$. The output line for the multiplication result will be of 32 bits as $s_{31} s_{30} s_{29} s_{28} s_{27} s_{26} s_{25} s_{24} s_{23} s_{22} s_{21} s_{20} s_{19} s_{18} s_{17} s_{16} s_{15} s_{14} s_{13} s_{12} s_{11} s_{10} s_9 s_8 s_7 s_6 s_5 s_4 s_3 s_2 s_1 s_0$.




Fig. 3 Block Diagram of 16×16 bit Vedic Multiplier

The 32 bit product can be written as: Using the fundamental of Vedic multiplication, taking eight bits at a time and using 8 bit multiplier block we can perform the multiplication. The outputs of 8×8 bit multipliers are added accordingly to obtain the final product. Here total three Adders are required as shown in Fig. 3.

V. IMPLEMENTATION OF VEDIC MULTIPLIER

The proposed Vedic multiplications were implemented using Xilinx FPGA Spartan 3E board. Simulation results are verified using Xilinx 10.1 and MODELSIM 6.4a software's. The simulation results for 16×16 Vedic Multiplier is shown in figure 4. Simulation Results:




Fig.4(a): 16×16 Vedic Multiplier RTL schematic




Fig 4(b): 16x16 Vedic Multiplier RTL schematic2




Fig 4(c): Output Waveform of 16 X 16 Vedic Multiplier

Device Utilization Summary:

Project File:	2bit.isc
Module Name:	vedic_16x16
Target Device:	xc3s100e-5tq144
Product Version:	ISE 10.1 - Foundation Simulator
Design Goal:	Balanced
Design Strategy:	Xilinx Default (unlocked)

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	
Number of 4 input LUTs	534	1,920	27%	
Logic Distribution				
Number of occupied Slices	301	960	31%	
Number of Slices containing only related logic	301	301	100%	
Number of Slices containing unrelated logic	0	301	0%	
Total Number of 4 input LUTs	577	1,920	30%	
Number used as logic	534			
Number used as a route-thru	43			
Number of bonded IOBs	64	100	64%	

The path delay for 16x16 Vedic multiplier was found to be 24.906 ns. The timing delays are found that tells the time taken by a specific multiplier for performing its task of multiplication.

VI. CONCLUSION

When Vedic Multiplier is compared with classical Vedic Multipliers it is advantageous in every aspect. The study reveals that Vedic multiplier has least path delay when compared with other peer existing multipliers. I have synthesized 16 X 16 Vedic Multiplier using verilog on ISE Xilinx10.1 and simulated using MODELSIM 6.4a. Results show that 16 X 16 Vedic

Multiplier uses No. Of slices-301, No. Of 4 inputs LUTs -534, No. Of IOBs -64 and also the delay exerted by 16 X 16 Vedic Multiplier is 24.906 ns. Delay exerted by above mentioned multiplier is less when compared with the classical Vedic Multipliers which is 25.083 ns using VHDL and the simulation results are obtained on MODELSIM. Hence while comparing 16 X 16 Vedic Multiplier with classical Vedic Multipliers which uses Carry Save Adder which increases the speed of addition in partial product generated during multiplication in terms of delay, even then it is faster. Hence it is useful in industries.

REFERENCES

[1]G.Ganesh Kumar, V.Charishma, “Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques,” International Journal of Scientific and Research Publications, Vol.2, Issue 3, ISSN: 2250-3153, March 2012.

[2]Poornima M, Shivaraj Kumar Patil, Shivukumar, Shridhar K P, Sanjay H, “Implementation of Multiplier using Vedic Algorithm,” International Journal of Innovative Technology and Exploring Engineering (IJITEE), Vol.2, Issue-6, ISSN: 2278-3075, May 2013.

[3]Nivedita A. Pande, VaishaliNiranjane, Anagha V. Choudhari, “Vedic Mathematics for Fast Multiplication in DSP ,” International Journal of Engineering and Innovative Technology (IJEIT) Vol.2, Issue 8, February 2013.

[4] Kavita, UmeshGoyal, “Performance Analysis of Various Vedic Techniques for multiplication,” IJEETC Vol.4, No.3, ISSN: 2231-5381,2013.

[5] Anju, “Performance Comparison of Vedic Multiplier and Booth Multiplier,” International Journal of Engineering and Advanced Technology (IJEAT), Vol.2, Issue-5, and ISSN: 2249 – 8958, June 2013.

[6] Manoranjan Pradhan, Rutuparna Panda, Sushanta Kumar Sahu, “MAC Implementation using Vedic Multiplication Algorithm,” International Journal of Computer Applications Volume 21– No.7 ,ISSN:0975 – 8887, May 2011.

[7] PushpalataVerma, K. K. Mehta” Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool” International Journal of Engineering and Advanced Technology (IJEAT),ISSN: 2249 – 8958, Vol.1, Issue-5, June 2012.

[8] Ch. Harish Kumar “Implementation and Analysis of Power, Area and Delay of Array Urdhava, Nikhilam Vedic Multipliers, ”Internatinal Journal of Scientific and Research Publications, Volume 3, Issue 1 January 2013, ISSN 2250 – 3153.

[9] Nidhi Mittal, Abhijeet Kumar, "Hardware Implementation of FFT using vertically and crosswise Algorithm",International Journal of Computer Application (0975-8887), Vol.35, No.1, December 2011.

[10] L. Sriraman, T.N. Prabakar." Design and Implementation of two variable Multiplier using KCM and Vedic Mathematics,"1st International Conference on

Recent Advances in Information Technology (IEEE), 2012.

[11] Asmita Haveliya, "A Novel Design for High Speed Multiplier .for Digital Signal Processing Applications (Ancient Indian Vedic mathematics approach)," International Journal of Technology and Engineering System (IJTES), Vol.12, No.1, Jan - March 2011.

[12] Harpreet Singh Dhillon and Abhijit Mitra "A Digital Multiplier Architecture using UrdhavaTiryakbhyam Sutra of Vedic Mathematics" IEEE Conference Proceedings, 2008.

[13] Parth Mehta, Dhanashri Gawali, "Conventional versus Vedic mathematical method for Hardware implementation of a multiplier," International Conference on Advances in Computing, Control, and Telecommunication Technologies, 2009.

[14] Himanshu Thapliyal, S. Kotiyal and M.B. Srinivas, "Design and Analysis of a Novel Parallel Square and Cube Architecture Based on Ancient Indian Vedic Mathematics," Proceedings on 48th IEEE International Midwest Symp-osium on Circuits and Systems (MWSCAS) 2005.

[15] Shamim Akhtar, "VHDL Implementation of Fast NxN multiplier Base on Vedic Mathematics," Jaypee Institute of Information Technology University, Noida, 2011307 U.P, India, 2007 IEEE.

[16] Pushpalata Verma, K.K. Mehta, "Implementation of an efficient multiplier based on Vedic Mathematics using EDA Tool", International Journal of Engineering and Advance Technology (IJEAT) ISSN: 2249-8958, volume-1, Issue -5, June 2012.

[17] M.C. Hanumantharaju, H. Jayalaxmi, R.K. Renuka, M. Ravishankar, "A High Speed Block Convolution Using Ancient Indian Vedic Mathematics," ICCIMA, vol. 2, pp.169-173, International Conference on Computational Intelligence and Multimedia Applications, 2007.

[18] Himanshu Thapliyal, "Vedic Mathematics for Faster Mental Calculations and High Speed VLSI Arithmetic", Invited talk at IEEE Computer Society Student Chapter, University of South Florida, Tampa, FL, Nov 14 2008.

[19] Honey Durga Tiwari, Ganzorig Gankhuyag, Chan Mo Kim and Yong Beom Cho, "Multiplier design based on ancient Indian Vedic Mathematician", International SoC Design Conference, pp. 65- 68, 2008.

[20] Ramalatha, M. Dayalan, K D Dharani, P Priya, and S Deborah, "High Speed Energy Efficient ALU Design using Vedic Multiplication Techniques", International Conference on Advances In Computational Tools for Engineering Applications (ACTEA) IEEE, pp. 600-603, July 15-17, 2009.