

Manifold Error Recognition and Modification

Dhrisya Krishna¹, Junaidh T.M², Rinju Saji³, Shilpa Chandran⁴, Ashilly N⁵

^{1,2,3,4}B.Tech Students, Department of Electronics and Communication Engineering, Ammini college of engineering, INDIA

⁵Assistant Professor, Department of Electronics and Communication Engineering, Ammini college of engineering, INDIA

ABSTRACT

Hamming codes are attractive as they are simple to construct for any word length and encoding or decoding can be done with low latency. In this paper, modified Hamming codes to enhance adjacent error detection along with double adjacent error correction is presented. The enhanced detection of adjacent errors can be achieved by modifying the Hamming matrices. The double adjacent error correction can be achieved by adding few redundant bits. The modified Hamming codes can correct single and double adjacent errors and can detect double errors and triple adjacent errors. The double and triple adjacent errors are precisely the types of errors that an MCU would likely cause, and therefore, the modified Hamming codes will be useful to provide error detection and correction for MCUs in memory designs.

Keywords—Double Adjacent Error Correction, Error Detection and Correction, Multiple Cell Upset, Single Error Correction

These channel errors must be reduced to an acceptable level to ensure the quality of data transmission or storage. Nowadays multiple errors are becoming more frequent as integration scale increases. Multiple errors occur mainly to adjacent bits. So it is necessary for the decoder tools to have a function of correcting the error that might occur. Digital data is transmitted over a channel and there will be noise in the channel. The noise may distort the messages to be sent. Thus, what the receiver receives may not be the same as what the sender sends. The goal of coding theory is to improve the reliability of digital communication by devising methods that enable the receiver to decide whether there have been errors during the transmission (error detection), and if there are, to possibly recover the original message (error correction). Error Correction Codes (ECCs) are used to prevent soft errors from causing data corruption in memories and registers. The codes used range from simple codes such as Hamming codes to more powerful and complex codes like Bose Chaudhuri Hocquenghem (BCH) codes, matrix codes and Euclidean Geometry (EG) codes. In all cases, the data is encoded when it is written into the memory and decoded when it is read. One example of codes for which decoding can be done with low delay is Single Error Correction (SEC) codes. Hamming codes are Single error correction codes. Hamming codes are attractive as they are simple to construct for any word length and the encoding-decoding can be done with low delay. SEC codes have a minimum distance of three and therefore a double error can be mistaken for a single error and erroneously corrected. To avoid this issue Single Error Correction Double Error Detection (SEC-DED) codes are preferred in memory applications; these codes have a minimum distance of four.

I. INTRODUCTION

Coding theory is concerned with reliability of communication over noise affected channels. Error correcting codes are used in a wide range of communication systems from deep space communication, to quality of sound in compact disks and wireless phones. In the current world, communication has got many applications such as telephonic conversations, deep space communication, remote monitoring, digital video broad casting, navigation etc. in which the messages are encoded into the communication channel and then decoding it at the receiver end. Digital communications and storage have become part of our daily lives. During the transfer of message, the data might get corrupted due to occurrence of lots of disturbances in the communication channel. Errors in data transmission or storage systems can come from many different sources: random noise, interference, channel fading, or physical defects, just to name a few.

II. PRIOR APPROACH

Error detection and correction are techniques that enable reliable delivery of digital data over unreliable communication channel. Many communication channels are subject to channel noise, and thus errors may be

introduced during transmission from the source to a receiver. The overall classification of error detection and correction schemes is shown in Figure 2.1.

Different error correcting codes can be used depending on the properties of the system and the application in which the error correcting is to be introduced. Basically, error detecting and correcting codes have been classified into block codes and convolution codes. The main difference between these two codes is the presence or absence of memory in the encoder.

In the block code, the incoming data bit is divided into blocks and each block is processed individually by adding redundancy or parity bits accordance with a prescribed algorithm [2]. The decoder processes each block individually and corrects errors by separating redundancy. Accordingly, the encoder for a convolution code operates on the incoming message sequence, using a sliding window equal in duration to its own memory. Hence in a convolution code, unlike a block code where code words are produced on a block by block basis, the channel encoder accepts message bits as continuous sequence and thereby generates a continuous sequence of encoded bits at a higher rate.




Fig.2.1 Error detection and correction schemes

An error-correcting code (ECC) is a system of adding parity bits, to a message, such that it can be recovered by a receiver even when a number of errors were introduced, either during the process of transmission, or on storage. Since the receiver does not have to ask the sender for retransmission of the data, a backchannel is not required in forward error correction, and it is therefore suitable for simplex communication such as broadcasting. Error correcting codes are also frequently used for reliable storage in media such as CDs, DVDs, hard disks, and RAM.

2.1 Error Detection Scheme

Some of the Error detection schemes are discussed below:

Parity scheme: In parity scheme, all the data sets are assigned a particular parity i.e. either even or odd. In the receiver parity of received data is checked. Receiver check whether it satisfies the assigned parity. If not, it is found to be in error. It is effective only for odd number of errors. **Checksum Scheme:** In this scheme, a checksum is calculated in the transmitter and sent with the actual data. In receiver checksum is calculated and compared with the received checksum. A mismatch is an indication of error.

Cyclic Redundancy Check scheme: In this scheme, the message is interpreted as polynomial and is divided by a generator polynomial. Then the remainder of the division is added to the actual message polynomial to form a code polynomial. The generator polynomial is divided to this code polynomial. This property is checked by the receiver. If failed to satisfy this property the received code word is in error. It is complex but efficient error detection scheme.

Hamming distance Based Check scheme: This scheme is basically parity based scheme but here parity of different combination of bits are checked for parity. It can detect double errors and can correct single errors.

Polarity scheme: In this scheme, the actual message along with its inversion format. In receiver, it is checked whether two sets are inverse of each other. If not it is an indication of error. It will not be able to detect the error if the corresponding bits in the data and its inverse are in the error.

2.2 Error Correction

Automatic repeat request (ARQ):

Retransmission of the data is requested if the check fails when each block of the data received is checked using error detection code. This may be done repeatedly, until the data can be verified. Transmitter retransmits the frame until it receives the acknowledgement within a reasonable amount of time after sending the data frame. Stop-and-wait ARQ, Go-Back-N ARQ, and Selective Repeat ARQ are the three types of ARQ protocols. ARQ is suitable for the communication channel having varying capacity or if its capacity is unknown like in the case of Internet. The drawback of ARQ is latency due to retransmissions, and requires the maintenance of buffers and timers for retransmissions.

Forward error correction (FEC):

The sender encodes the data using an error correcting code (ECC) prior to transmission. The additional information (redundancy) added by the code is used by the receiver to recover the original data. In general, the reconstructed data is what is deemed the "most likely" original data. There are several ways of classifying the forward error correction codes as per different characteristics.

Linear vs. Nonlinear: Linear codes are the sum of any two valid codewords is also a valid code word. In case of nonlinear code the above statement is not always true.

Cyclic vs. Non-Cyclic: Cyclic code word is those in which shifting of any valid codeword is also a valid code word. In case of non circular code word the above statement is not always true.

Systematic vs. Nonsystematic: Actual message remain unaltered in the code and redundant bit added to the message to detect and correct errors. In nonsystematic code the actual message does not appear in its original form in the code rather there exists one mapping method from the data word to code word and vice versa.

Block vs. convolution: The block codes are those in which one block of message is transformed into on block of code. In this case no memory is required. In case of convolution code a sequence of message is converted into a sequence of code where encoder requires memory as present code which is a combination of present and past message.

Binary vs. Non binary: Binary codes are those in which error detection and correction is done on binary information i.e. on bits. After detecting the position of error, correction done only by flipping that erroneous bit. In Non binary code, the entire process is done on symbols.

III. PROPOSED CODE

The code was proposed in Hsiao and Hamming code for single error correction and double adjacent error detection and correction. Hsiao code derives an optimal minimum parity checking relationship, which reduces implementation logic depth and gate count. Both Hsiao and Hamming codes provide single bit correction and double bit detection and correction capabilities. Both codes require the same number of check bits for a specific data word length.

The parity check matrix for the Hsiao code is constructed as follows:

1. Assuming r check bits ($c_{r-1}, c_{r-2}, \dots, c_1, c_0$), an r -bit column with a single 1 is assigned to check bit c_i ; the bit position i (from top) in that column is 1; all other bit positions are 0.
2. If the length of the information bits is k and rC_3 (combinations of $c_{r-1}, c_{r-2}, \dots, c_1, c_0$ which have three 1s) $> k$, k columns out of rC_3 combinations are selected such that each of these columns has three 1s. If ${}^rC_3 < k$, all rC_3 columns are selected; the remaining columns are selected first from among rC_5 columns having five 1s, then from among rC_7 columns having seven 1s, and so on. This process is continued until all k columns in the parity check matrix have been specified.

The Hsiao code for $k = 8$ is illustrated below as an example. The number of checkbits required to correct single bit and detect double bit inversions is $r = 5$. Each check bit is assigned a 5 bit column as shown in figure 3.1.

C_4	C_3	C_2	C_1	C_0
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	1	0	0	0
1	0	0	0	0

Fig.3.1 Check bit is assigned a 5 bit column

since ${}^rC_3 = {}^5C_3 = 10$ is greater than $k = 8$, any eight columns out of 10 having three 1s can be assigned to the information bits.

Assuming $d_7, d_6, d_5, d_4, d_3, d_2, d_1, d_0$ are the information bits, a column assignment is selected for these bits, which, together with previously assigned check bits, forms the parity check matrix for the (12, 8) Hsiao code, as shown in figure 3.2.

d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0	c_4	c_3	c_2	c_1	c_0	
0	1	1	0	1	1	0	0	0	0	0	0	1	e_0
1	0	1	1	0	1	1	0	0	0	0	1	0	e_1
1	1	1	0	0	0	1	1	0	0	1	0	0	e_2
1	0	0	1	1	0	0	1	0	1	0	0	0	e_3
0	1	0	1	1	1	1	1	1	0	0	0	0	e_4

Fig.3.2 Parity check matrix for the (12, 8) Hsiao code

From the matrix the check bit equations are derived as follows:

$$\begin{aligned}
 c_0 &= d_6 \text{ xor } d_5 \text{ xor } d_3 \text{ xor } d_2 \\
 c_1 &= d_7 \text{ xor } d_5 \text{ xor } d_4 \text{ xor } d_2 \text{ xor } d_1 \\
 c_2 &= d_7 \text{ xor } d_6 \text{ xor } d_5 \text{ xor } d_1 \text{ xor } d_0 \\
 c_3 &= d_7 \text{ xor } d_4 \text{ xor } d_3 \text{ xor } d_0 \\
 c_4 &= d_6 \text{ xor } d_4 \text{ xor } d_3 \text{ xor } d_2 \text{ xor } d_1 \text{ xor } d_0
 \end{aligned}$$

For example, if

$d_7, d_6, d_5, d_4, d_3, d_2, d_1, d_0 = 00110011$ then the parity check bits are

$$c_4, c_3, c_2, c_1, c_0 = 10111$$

Now, let us assume bit d_4 has changed from 1 to 0. The check bits can be recomputed as:

$$c_4^T, c_3^T, c_2^T, c_1^T, c_0^T = 01101$$

Therefore the syndrome bits are:

$$\begin{aligned}
 e_0 &= c_0 \text{ xor } c_0^T = 0 \\
 e_1 &= c_1 \text{ xor } c_1^T = 1 \\
 e_2 &= c_2 \text{ xor } c_2^T = 0 \\
 e_3 &= c_3 \text{ xor } c_3^T = 1 \\
 e_4 &= c_4 \text{ xor } c_4^T = 1
 \end{aligned}$$

It can be seen that the syndrome bits match with the fourth column from the left in the parity matrix, identifying d_4 as an erroneous bit.

Next, we can consider a double-bit inversion. For example, $d_1 d_0$ changed from 11 to 00.

Then the recomputed check bits are:

$$c_4^T c_3^T c_2^T c_1^T c_0^T = 11101$$

The resulting syndrome bits are:

$$e_4 e_3 e_2 e_1 e_0 = 01010$$

Since this does not match with any column of the parity check matrix and the overall parity of the syndrome bits is 0, a double bit error is present. Note that the syndrome vector matches with the EX-OR of columns $d_1 d_0$ in the parity check matrix ($d_1 d_0$ are the bits where bit-inversions were inserted).

The modified Hamming (12, 8) consist of parity check matrix called lexicographic matrix is shown below in Figure 3.6

$$H_{Lex} = \begin{pmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \end{pmatrix}$$

Fig.3.3 Lexicographic check matrix.

If a single bit error occurs in the code word, the syndrome vector is the product of the lexicographic matrix with the error code word gives the binary representation of the position where the error was inserted. Using as an example Hammingcode (12, 8), data bits (01010100) are coded as (000010110100). When an error occurs and, for instance, the third bit is changed the code word turns into (001010110100). The product of this vector by the lexicographic check matrix results in the syndrome vector(1100) corresponding to the binary representation of three. In this case, the extended Hamming code (13, 8) encodes (01010100) into (0000101101000). If we include this additional parity bit, the previous 12-bit coded word becomes 001110010100P13, where P13 is evaluated from the exclusive-OR of the other 12 bits. This produces the 13-bit word 0011100101001 (even parity). When this codeword is read from the memory, the check bits and also the parity bit P are evaluated over the entire 13 bits. If $P = 0$, the parity is correct (even parity), but if $P = 1$, the parity over the 13 bits is incorrect (odd parity).

IV. SIMULATION RESULTS

The code for the proposed Hsiao and Hamming code for single error correction and double adjacent error detection and correction was written in MATLAB and the code was simulated on MATLAB R2013a. It was tested for correct functionality by giving various inputs.




Fig.4.1 Simulation result of Hamming code




Fig.4.2 Simulation result of Hsiao code

V. CONCLUSION

A modified Hamming code that can generate and check parity bits for a single error correction, adjacent double-error-detection and correction scheme is most often used in real systems. Hamming codes are attractive as they are simple to construct for any word length and the encoding and decoding can be done with low delay. The complex codes like BCH, RS codes require large registers in the encoding and decoding section. Thus, this paper proposed the code which mostly effective in applications like aircrafts where light weight registers having encoder & decoder having error detection and correction codes.

REFERENCES

- [1] A. Sanchez-Macian, P. Reviriego and J. A. Maestro, Hamming SEC DAED and Extended Hamming SEC-DED-TAED codes through selective shortening and bit placement, *IEEE Transactions on Device And Materials Reliability*, Vol. 14, No.1, March 2014.
- [2] A. Sanchez-Macian, P. Reviriego, and J. A. Maestro, Enhanced detection of double and triple adjacent errors in hamming codes through selective bit placement, *IEEE Trans. Device Mater. Rel.*, vol. 12, no. 2, pp. 357-362, Jun. 2012.
- [3] Babitha Antony, Divya S "Modified Hamming Codes with Double Adjacent Error Correction along with Enhanced Adjacent Error Detection" *International Journal of Innovative Research in Computer and Communication Engineering* Vol. 3, Issue 8, August 2015.
- [4] C. L. Chen and M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: A state-of-the-art review," *IBM J. Res. Develop* vol. 28, no. 2, pp. 124-134, Mar. 1984
- [5] Dutta and N. A. Touba, Multiple bits upset tolerant memory using selective cycle avoidance based SEC-DED-DAEC code, in *Proc. 25th IEEE VLSI Test Symp.*, May 2007, pp. 349-354.
- [6] Gill, B., M. Nicolaidis, and C. Papachristou, "Radiation Induced Single-Word Multiple-bit Upsets Correction in SRAM" *Proc. of Int. Online Test Symposium*, pp. 266-271, Jul. 2005.
- [7] Lin, S., and D. J. Costello, Jr., *Error Control Coding: Fundamentals and Applications*, Prentice-Hall, 1983.
- [8] R. W. Hamming, "Error detecting and error correcting codes," *Bell Syst. Tech. J.*, vol. 29, no. 2, pp. 147-160, Apr. 1950. Anjum Asma and Gihan Nagib, "Energy Efficient Routing Algorithms for Mobile Ad Hoc Networks—A Survey", *International Journal of Emerging Trends & Technology in computer Science*, Vol.3, Issue 1, pp. 218-223, 2012.